germanium or, optionally, of pure germanium (SiGe. where 0<Xs 1) and in particular a layer having a germanium concentration of between 50 and 100% (0.5sxs 1).
In current CMOS technologies, i.e. those having gate widths greater than or equal to 0.25 um, the gate of field effect transistorS is made of polycrystalline or amorphous Silicon. It has been shown that a gate Structure which includes an SiGe layer is an advantageous alternative in CMOS technology. This is because the SiGe material, in addition to having, for equal doping, a lower resistance than polycrys talline silicon, offers the possibility of shifting the threshold voltage of the PMOS device obtained, depending on the germanium content of the polycrystalline SiGe layer. Thus, it may be used as a mid-gap material in a p" gate Structure instead of the conventional p"/n' Structure, i.e., in the case of example, in the case of transistors having n and p channels with a single gate which includes a polycrystal line SiGe layer of p" conductivity.
In addition, a gate having a very high germanium con centration (275%) or one made of pure germanium has, in addition, the advantage of being compatible with both of the two types (n and p) of transistors, which therefore leads to a saving in technological steps (elimination of at least two photolithography StepS and, if the layer is in-situ doped, two implantation steps). SiGe layerS have already been deposited on a Silicon oxide layer by low-pressure chemical vapour deposition (LPCVD) in multi-wafer furnaces. This process requires the predeposition of a pure Silicon primer layer on which the polycrystalline SiGe layer is deposited. This primer layer makes it possible to obtain an acceptable grain size in the SiGe layer, as it prevents the tendency of the germanium to ball up, as in the case of depositing SiGe directly on a Silicon oxide layer, which, depending on the duration and temperature of the deposition, results in accelerated grain growth to the detriment of nucleation. The uses of LPCVD deposition processes, as indicated previously, are described in the articles "Symmetric CMOS in fully-depleted Silicon-on-insulator using p" polycrystal line Si-Ge gate electrodes" by Neal KISTLER and Jason WOO, IEDM 93, p. 727-730 and "A polycrystalline-Si a Ge-gate CMOS Technology" by T. KING et al., IEDM 90, These processes of the prior art have Several drawbackS. The use of "batch" multi-wafer techniques proves not to be very practical as the thermal masses of the batches of wafers, for example 200 mm wafers, the purge and temperature-Stabilization times and the low working pres Sure which the reactors require must be taken into account.
Moreover, the thermal inertia of these multi-wafer reactors, which makes it difficult to create the large tem perature variations necessary, does not allow optimum depo Sition of the primer layer, the SiGe layer and possibly a protective Silicon layer.
Moreover, a proceSS enabling all the Steps leading to complete fabrication of the transistor to be linked together is not known at the present time because, in particular, of the difficulties of etching the gate of the transistor.
The invention therefore provides a proceSS for obtaining an SiGe isolated-gate field-effect transistor, where The use of Such a single-wafer reactor makes it possible to work at pressures from about 100 Pa to atmospheric preSSure and allows the temperature of the treated wafer to be rapidly varied in order to carry out the various Steps of the deposition at the optimum temperature for each layer of the Stack, all this in the time compatible with industrial produc tion requirements.
The rapid and controlled temperature variations allow the growth of layers which are uniform in thickness and in composition in a short time, thereby limiting the effects of grain growth and therefore the roughness.
The primer layer is advantageously deposited at a tem perature of between 500 and 580 C., while the first con tinuous layer formed from SiGe is deposited at a tem perature of between 400 and 500° C.
Advantageously, the primer layer has a thickness of less than or equal to 2 nm and preferably about 0.5 nm. Consequently, the deposition time must be determined depending on the other deposition conditions in order to ensure that the thickness of the primer layer has the desired layer.
The formation of such a primer layer with a thickness of less than or equal to 1 nm makes it possible to deposit a SiGe layer having a minimum grain size of about 20 nm in the most unfavourable case for a 100 nm deposition, without affecting the electrical properties (shift in the thresh old voltage V).
Advantageously, a mixture of Silane and hydrogen (SiH/ H2) is used for depositing the primer layer. The gas flow rates used are generally 400 cm/min under standard con ditions in the case of silane and preferably from 20 to 30 liters per minute under Standard conditions in the case of hydrogen. The total deposition pressure is atmospheric pres SUC.
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The gas mixture generally used for depositing the Si a Ge first continuous layer is formed from a mixture of Silane, germane and hydrogen (SiH4/GeH/H).
The proportions of the various gases in the mixture vary depending on the desired germanium and Silicon contents of the SiGe layer and may be easily determined by those skilled in the art depending on the desired composition of the SiGe layer.
The deposition is carried out at a temperature of between 400 and 550° C., and preferably at 450° C., whatever the value of x lying between 0.5 and 1 inclusive.
The deposition preSSure is atmospheric pressure. The deposition time depends on the temperature and preSSure conditions, on the proportions of the various gases in the gas mixture and on the desired thickness of the polycrystalline SiGe layer. In general, the thickness of the polycrystalline SiGe layer will be between 50 nm and 200 nm, preferably between 100 and 150 nm and better still between 80 and 150 nm. The thickness of the second layer of polycrystalline or amorphous Si is about 50 nm to 150 .
The first treatment phase of the proceSS according to the invention advantageously includes doping the Stack and, in particular, doping the SiGe layer, for example with boron or phosphorus atoms. This doping may be carried out by implantation after the various layers of the Stack have been formed.
As a variant, the doping of the Stack may be carried out in situ. In this case, the doping of the Stack advantageously includes introducing a dopant into the gas mixture used for depositing the first continuous layer formed from SiGe, after an undoped SiGe Sublayer has been deposited.
More specifically, a gaseous compound of the desired dopant, for example BH or PH, may be added to the gas mixture used for the deposition. The proportion of gaseous compound of the dopant in the gas mixture will depend on the desired content of the dopant in the layer deposited. In general, the doping levels are equal to or greater than 10" cm and preferably about 10 cm.
The predeposition of an undoped SiGe layer before depositing the doped SiGe layer is recommended in order to prevent the dopant from diffusing through the thin gate oxide layer formed from SiO2. This predeposition, to a thickneSS Sufficient to protect this gate oxide, is carried out as described above with regard to deposition of the Si-Ge. layer.
In the phase of forming the gate of the transistor, the first etching Step is advantageously carried out by means of a high-density plasma of a gas mixture consisting of Cl and of either N or NH or of an N2/NH mixture.
The Second etching
Step includes a main etching Step advantageously stopped before the gate oxide is reached, and preferably stopped 30 to 40 nm before the gate oxide is reached.
The Second etching Step preferably includes, after the main etching Step, a step of overetching by means of a high-density gas plasma of a gas mixture consisting of Cl and of N or NH, or of a mixture of the latter, and optionally of O.
Still within the phase of forming the gate of the transistor, the encapsulation layer is advantageously deposited on the gate region Surmounted, at least partly, by the inorganic mask, it being possible for this encapsulation layer also to be deposited on the gate region completely free of the inorganic mask, where possible.
This inorganic mask is, for example, formed from an SiO2 layer, optionally surmounted by an SiON layer. The SiO or SiON layer forming the encapsulation layer is advantageously deposited by a CVD-type gas plasma. The thickness of this encapsulation layer is advantageously between 5 and 10 nm.
The Second treatment phase of the process according to the invention is advantageously provided for forming the isolating Side regions using a low-temperature gas plasma (SiO2 deposition) or using SiN.
Other advantages and characteristics of the invention will emerge upon examining the detailed description of an entirely non-limiting method of implementation and from the appended drawings in which:
FIGS. 1 to 8 illustrate very diagrammatically the main Steps in one method of implementing the process according to the invention.
In FIG. 1 , the reference SB denotes in a general way a Semiconductor Substrate, for example a Silicon Substrate, in which an active region ZA has been made for the implan tation of the future transistor, which active region is isolated to the Sides in this example by isolating oxide regions B1 and B2 made in shallow trenches (BOX process) . Of course, other methods of Side isolation are possible, especially side-isolation regions of the LOCOS type, well known to those skilled in the art.
The active region ZA has a bare Silicon Surface or a Silicon Surface covered with a protective chemical oxide.
Next, a layer 1 of Silicon oxide SiO, Serving as the gate oxide layer, and typically having a thickneSS S5 nm, is produced.
More specifically, this gate oxide layer may be produced in a conventional dry or wet oxidation reactor before the wafer is introduced into the Single-wafer reactor for the purpose of depositing, in particular, the SiGe layer.
In the other figures, and for the purpose of Simplification, from now on only the active region ZA of the Substrate will be illustrated.
The first step in the process of the invention (FIG. 2) consists in depositing, on the Silicon oxide layer 1, in the Single-wafer reactor, a Silicon primer layer 2 with a thickneSS is 1 nm, preferably about 0.5 nm, using a gas mixture at a temperature of less than 580 C. With regard to the gas mixtures which can be used for the CVD deposition, a mixture of silane and hydrogen (SiH/H) is used here. The gas flow rates used are preferably 400 cm per minute for 30
Seconds under Standard conditions in the case of the Silane and preferably 20 to 30 liters per minute under standard conditions in the case of the hydrogen.
The deposition temperature of the primer layer is between 500 and 580° C., preferably 550° C.
The deposition pressure is generally atmospheric pres SUC.
One important characteristic of this step of depositing the Silicon primer layer is that the thickness of the final primer layer is s2 nm, preferably about 0.5 nm. Consequently, the duration of this deposition Step must be determined depend ing on the other deposition conditions in order to ensure that the thickness of the primer layer is less than or equal to 2 nm.
Producing Such a primer layer with a thickness of less than or equal to 2 nm makes it possible to deposit a polycrystalline SiGe layer having a minimum grain size of about 20 nm in the most unfavourable case of a 100 nm.
layer of pure Ge, without affecting the electrical properties (shift in the threshold voltage V).
The Second Step in the process according to the invention is the deposition of a layer 3 of SiGe where 0<xs 1. Preferably, X is between 0.05 and 1, or preferably between 0.25 and 1 and even better between 0.50 and 1. The gas S mixture generally used for the CVD deposition is a mixture of silane, germane and hydrogen (SiH/GeH/H).
The deposition is carried out at a temperature of between 400 and 550° C., and preferably between 450 and 550° C. The higher the germanium content of the gas mixture, the lower the deposition temperature must be. Thus, in order to deposit a layer of pure germanium, the deposition tempera ture will be between 400 and 450° C.
The total deposition pressure is generally atmospheric preSSure.
The deposition time depends on the temperature and preSSure conditions, on the proportions of the various gases in the gas mixture and on the desired thickness of the polycrystalline SiGe layer. In general, the thickness of the polycrystalline SiGe layer will be between 50 nm and 200 nm, preferably between 100 and 150 nm and even better between 80 and 150 nm.
Next, a Second Silicon layer 4 (or encapsulation layer) is deposited on the Silicon-germanium layer 3 using a gas mixture, for example a mixture of Silane and hydrogen. This layer generally has a thickness of 50 to 200 nm, and preferably 50 to 100 nm.
Thus, by way of example, an SiGe layer, where X=0.55, has been deposited, in a Single-wafer reactor, on a silicon oxide layer of a wafer in the case of CMOS tech nology with a channel S0.18 um, under the conditions indicated below:
a. Deposition of a silicon primer layer.
Stabilization of the temperature at 550 C. Deposition by means of an SiH/H2 gas mixture of a silicon layer with a thickness of less than 0. Stabilization of the temperature at 600 C. Deposition of the Silicon layer by means of a gas plasma:
SiH: 300 scm/min H: 30 sl/min Temperature: 600° C. PreSSure: atmospheric pressure Deposition time: 270 seconds. The first treatment phase, including the formation of the Si, Si/Ge and Si Stack, in a Single-wafer furnace makes it possible to control the nucleation of the SiGe on the gate oxide perfectly, to check the thickness uniformity and ger manium concentration uniformity on the wafer and to form a polycrystalline SiGe/Sitwo-layer System without exposing the wafer to air between the two layers.
These advantages are not found in a multi-wafer furnace, especially because of the very long deposition times, giving rise to growth of the germanium, the grains of which will also coarsen with at least two negative effects, which are an increase in the roughness and the possibility of deposited layers being non-continuous and non-uniform. Furthermore, in a multi-wafer furnace, it is difficult to obtain deposited layer which are uniform in terms of composition because of the depletion effect (especially in germanium concentrations of greater than 50%).
Single-wafer deposition makes it possible to control ger manium concentrations of from 0 to 100% and especially allows particularly useful layers to be deposited in which the concentration is greater than 50%.
Furthermore, the formation of a two-layer System in which the Silicon-germanium layer is Surmounted (encapsulated) by a silicon layer, makes it possible to approach, in the rest of the technological Steps, conventional integration processes, i.e. "all Silicon' processes. This is because, in the case of germanium concentrations of less than 100%, the gate must be CMOS compatible, i.e. it must be locally n-or p-implanted, depending on the type of transistor to be produced. These local implantations are carried out through an organic resin mask which involves Subsequently removing this resin. It is precisely the removal of this resin and the Suitable Surface cleaning which require the Silicon-germanium gate to be encapsulated under a 7 Silicon layer So as not to modify, or even remove, the Silicon-germanium layer during resin removal.
The thicknesses of the Silicon-germanium layer (or the germanium layer) and of the encapsulation silicon layer result from a compromise between the growth of the ger manium or Silicon/germanium grains (so as to avoid hetero geneous nucleation) and the growth of the polycrystalline encapsulation Silicon which bears on these grains.
Moreover, in the case of electrical Stresses, the Silicon germanium layer must be as continuous as possible, i.e. must have the lowest possible roughness. This Silicon-germanium layer must therefore be thick enough, but not too thick. The total thickness of the gate thus formed is, for example, 200 nm in the case of 0.18 um technology. It will be smaller in the case of technologies below 0.18 um, typically about 100 to 150 nm. The current compromise is an SiGe layer with a thickness of 120 nm and a Silicon encapsulation layer with a thickness of 80 nm, in the case of 0.18 um technology.
The next
Step in the process according to the invention consists in doping the stack formed in the FIG. 2 . It should be noted here that, for a gate made of pure germanium or having a germanium concentration greater than 75%, the gate will be p-type-doped whatever the transistor type, this being So for theoretical reasons. In general, the doping of the gate is carried out either by full-wafer ion implantation, i.e. in-Situ implantation during the actual deposition of the Stack in the Single-wafer reactor using gas mixtures.
A polycrystalline SiGe layer, doped for example with boron or phosphorous, may thus be deposited directly, by adding a gaseous compound of the desired dopant, for example BH or PH, to the gas mixture used for the deposition. The proportion of gaseous compound of the dopant in the gas mixture will depend on the desired dopant content in the layer deposited. Generally, the doping levels are equal to or greater than 107 cm and preferably about 100 cm3.
In the case of direct deposition of a doped SiGe layer, it is recommended, in order to avoid diffusion of the dopants in the thin layer of SiO2 (gate oxide), to predeposit an undoped SiGe layer before depositing the doped SiGe. layer. This predeposition, to a thickness Sufficient to protect the Subjacent gate oxide, is carried out as described previ ously in the case of the deposition of the SiGe layer. Once the predeposition has been carried out, the gaseous com pound of the dopant is added to the gas mixture in order to deposit the doped SiGe layer, as indicated above.
The Silicon encapsulation layer 4, which may also be doped, is preferably deposited in the Single-wafer reactor using a conventional gas mixture, for example a mixture of Silane and hydrogen, which optionally contains a gaseous compound of the dopant, Such as BH and PH, under conventional conditions.
In conventional Silicon technology, the gate is etched after a step of photolithography of a conventional organic resin.
Unfortunately, high-density plasma etching processes conventionally used for etching Silicon are not Suitable for etching an SiGe layer or an SiGe/Si Stack, in particu lar when the germanium content of the poly SiGe layer is greater than 50% (x>0.5). This is because the conventional plasma etching processes deform the profiles of the etched features, in particular the Side walls of the latter.
The etching according to the invention Starts by the formation (FIG. 3) After a conventional resin mask 6 has been formed (FIG.  4) on this layer 5 of inorganic material, for example by photolithography, the mask 5 of inorganic material is etched (FIG. 5) , preferably by high-density plasma etching, and more preferably by using a gas mixture of chlorine and of nitrogen and/or ammonia.
An essential characteristic of the etching of the gate GR according to the invention (FIG. 6) consists of a main, aniosotropic, etching
Step using a chlorine-based high density gas plasma which contains no oxygen or HBr and which includes N or NH or a mixture thereof in order to form a passivation layer on the etching Side walls by co-adsorption with atomic chlorine So as to reduce the chlorine-induced Spontaneous lateral etch rate. This addition of N or NH, or of a mixture of these compounds, leaves no or few etching residues, and does not cause lateral erosion or impairment of the SiGe layer or of the Subjacent gate oxide. Furthermore, the use of Such a gas mixture is com patible with industrial methods of implementing the etching proceSS.
The proportions of N and/or NH introduced into the gas mixture of the plasma may be determined experimentally, in a conventional manner, and must be Sufficient to block the kinetics of the Spontaneous chemical reactions responsible for the lateral etching of the side walls of the etched features not exposed to the ion bombardment, without correspond ingly blocking the kinetics of the reactions induced by the ion bombardment responsible for the vertical etching.
Preferably, in the process of the present invention, the main etching Step is followed by an overetching Step in which the energy of the ions in the plasma is lower than the main etching Step. During this overetching Step, it is possible to use the same gas mixture as in the main etching Step, but it is also possible to use gas mixtures containing oxygen, Since the passivation layer formed on the Side walls of the feature etched during the main etching Step using the gas mixture containing no oxygen or HBr protects the Side walls of the etched feature from being Spontaneously etched by the oxygen atoms during this overetching Step.
The amount of oxygen may be determined experimentally in order to increase the SiGe/gate oxide Selectivity with out causing Spontaneous lateral etching of the etched fea tureS.
Also preferably, the main etching Step is stopped before the Subjacent layer 1 of Silicon oxide is reached, preferably at a distance of between 30 and 40 nm from the silicon oxide 1. Thus, any risk of damaging the gate oxide during the main etching Step is avoided.
The abovementioned example, in which a Stack of a polycrystalline Sios Geoss first layer 3 (120 nm thick) and of a polycrystalline silicon second layer 4 (80 nm thick) is formed on a Silicon oxide layer 1 of a Substrate and on a primer layer 2, is repeated. A masking layer 5 made of an inorganic material, for example a Silicon oxide layer, is deposited on the polycrystalline Silicon Second layer 4. After a resin mask 6 has been formed on the masking layer of inorganic material, the masking layer and the Stack are etched under the conditions indicated in Table I A significant deformation of the etching profile of the features in the Side walls of the polycrystalline Sis Geos layer is observed. Analysis by X-ray photoelectron Spec troScopy of the thickness of the oxide layer which passivates the side walls of the etched features shows that this layer has a thickness of 1 nm on the Side walls of the polycrystalline Sios Geoss layer as compared with 3 nm on the Side walls of the polycrystalline Silicon layer.
AS in the case of polycrystalline Silicon, the passivation layer on the Sios Geoss Side walls is a highly chlorinated Substoichiometric Silicon oxide. The passivation layer is therefore formed only from Silicon-etching reaction products, which explains why its thickness on the Side wall of the etched feature decreased in the case of the Sios Geoss layer.
After this phase of etching the gate GR (FIG. 6) , the etching residues and optionally, where possible, the hard mask 5 are removed. This step consists in a deoxidation Step in a low-concentration (s1%) HF bath. Typically, this step corresponds to etching 10 A of thermal oxide over the full wafer. It serves mainly to dissolve all the polymer residues which may have been generated during the etching of the gate.
In the case of a hard mask composed of a Silicon oxide layer surmounted by an SiON layer, the SiON layer was consumed during the actual gate-etching Step. In this case the configuration is the same as in the case of a hard mark composed Solely of SiO2.
In this Step, it is possible, but not essential, also to remove the entire hard mask 5 if the removal time is compatible with the technology employed. This is in particular the case with a 60 nm hard mask of SiO in 0.18 um technology. This is because the time to remove the hard mask in a dilute hydrofluoric acid bath is typically equal to the time to etch a 60 A thermal oxide.
However, in the rest of the text it will be assumed, as illustrated in particular in FIG. 7 , that the hard mask 5 has not been completely removed. The next step (FIG. 7) consists in encapsulating the gate GR in a material 7 which is non-oxidizing with respect to germanium, typically a layer of silicon oxide SiO, or SiON. This step of encapsu lating the gate is essential for protecting the Side walls of the gate during the following technological Steps which consist, in particular, in carrying out the implantations of the drain and Source regions, requiring photolithography Steps which, because of the need to remove an organic resin, would damage the Silicon/germanium layer.
This silicon oxide encapsulation layer is formed by CVD type deposition using a gas plasma. The choice of a plasma oxide for this encapsulation is justified by the fact that germanium reacts very Strongly with oxygen. It is therefore necessary to use a process in which atomic oxygen has a The typical thickness of this encapsulation layer 7 is between 5 and 10 nm. This small thickness is justified in order not to be too far away from conventional Silicon technologies which use a thermal oxide with a thickness which varies between 2.5 and 5 nm. Moreover, this Small thickness allows the depth of the various implantations to be controlled without impairing the intrinsic electrical proper ties of the transistors.
This transistor, including the encapsulated gate GR, may then be Subjected to conventional steps (not illustrated for the purpose of Simplification) of photolithography and of implantation of the Source and drain regions (for example, LDD implantations) in order to form the side gate-isolating regions (spacers 8 , FIG. 8) . The choice of material depends on the possible thermal balance of the technologies employed. This means that, because of the fact that the encapsulation oxide 7 protecting the Side walls of the gate GR is porous to oxygen, any deposition involving oxygen at high temperature has to be excluded, Such as, in particular, temperature-enhanced silicon oxidation (TEOS deposition).
On the other hand, the material for the spacers may be either a plasma oxide (SiO2) obtained at low temperature or a Silicon nitride SiN. The typical thicknesses of the depos ited layers are optimized depending on the constraints of the technologies employed. Typically, it is possible to deposit a 250 nm thick SiO layer or a 100 nm thick SiN layer for Spacers which, after etching, will have a width at the base of the gate of 0.1 to 0.13 um.
The etching of Spacers is a conventional
Step well known to those skilled in the art. It should be noted here that, if it was not possible to remove the hard mask 5 during the Step of removing the polymer residues after etching the gate, it can now be removed either during the Step of dry-etching the Spacers, or by chemical etching which is Selective with respect to the Spacers at the end of this Step.
Further modifications and alternative embodiments of various aspects of the invention will be apparent to those skilled in the art in View of this description. Accordingly, this description is to be construed as illustrative only and is for the purpose of teaching those skilled in the art the general manner of carrying out the invention. It is to be understood that the forms of the invention shown and described herein are to be taken as the presently preferred embodiments. Elements and materials may be substituted for those illus trated and described herein, parts and processes may be reversed, and certain features of the invention may be utilized independently, all as would be apparent to one skilled in the art after having the benefit of this description of the invention. Changes may be made in the elements described herein without departing from the Spirit and Scope of the invention as described in the following claims.
What is claimed is:
1. Process for obtaining an SiGe isolated-gate field effect transistor, where 0<Xs 1, from a Semiconductor Substrate, the Semiconductor Substrate comprising an active region Surmounted by a gate oxide layer, this process comprising:
a first phase of treatment inside a Single-wafer reactor, comprising depositing, on the gate oxide layer, a Silicon primer layer with a thickness of less than or equal to 1 nm using chemical vapour deposition at a temperature of less than or equal to 580 C. and depositing, on the primer layer, a Stack comprises a first continuous layer formed from SiGe), obtained by chemical vapour 11 deposition at a temperature of less than or equal to 550 C., Surmounted by a Second Silicon layer, then a phase of forming a gate region of the transistor, com prising depositing, on the Said Stack, a top layer com prising an inorganic material, etching firstly the Said top layer So as to obtain an inorganic mask Surmounting the Said Stack, etching Secondly the Said Stack using the Said mask, So as to form the gate region, and depositing, on the gate region, an encapsulation layer formed from a material which is non-oxidizing with respect to germanium, and then a Second treatment phase comprising forming, on the Side walls of the encapsulated gate, isolating Side regions formed from a material which is non-Oxidizing with respect to germanium. 2. Process according to claim 1, wherein the primer layer is deposited at a temperature of between 500 and 580 C. and the first continuous layer formed from SiGe is deposited at a temperature of between 400 and 500 C.
3. Process according to claim 1, wherein the primer layer has a thickness of approximately 0.5 nm.
4. Process according to claim 1, wherein the gas mixture for depositing the primer layer is formed by a mixture of Silane and hydrogen, and the gas mixture for depositing the first continuous layer formed from SiGe is formed by a mixture of Silane, germane and hydrogen.
5. Process according to claim 1, wherein the first treat ment phase further comprises doping the Stack.
6. ProceSS according to claim 5, wherein doping of the Stack comprises introducing a dopant into the gas mixture used for depositing the first continuous layer formed from SiGe after an undopcd SiGe Sublayer has been depos ited.
Process according to claim 1, wherein the first etching
Step is carried out by means of a high-density plasma of a gas mixture consisting of Cl, N and/or NH.
8. Process according to claim 1, wherein the Second etching Step comprises an anisotropic main etching Step carried out by means of a high-density plasma of a gas mixture consising of Cl and of either N or NH, or of a mixture of N and NH.
9. Process according to claim 8, wherein the second etching Step is stopped before the gate oxide is reached, preferably from 30 to 40 nm before the gate oxide is reached.
10. Process according to claim 8, wherein the second etching Step further comprises overetching by means of a high-density gas plasma of a gas mixture consisting of Cl and of N or NH or of a mixture of the latter, and optionally of O. 11. ProceSS according to claim 1, wherein the encapsula tion layer is deposited on the gate region at least partly Surmounted by the inorganic mask.
12. Process according to claim 1, wherein the organic mask is formed from an SiO layer, optionally Surmounted by an SiON layer.
13. Process according to claim 1, wherein the encapsu lation layer is an SiO, or SiON layer deposited by CVD-type gas plasma.
14. Process according to claim 13, wherein the thickness of the encapsulation layer is between 5 and 10 nm.
15. Process according to claim 1, wherein the side iso lating regions are formed from SiO2 deposited by low temperature gas plasma, or from SiN.
16. ProceSS according to claim 1, wherein the gate oxide layer is deposited ill the Single-wafer reactor.
17. Process according to claim 1, wherein X is between 0.5 and 1.0. depositing an encapsulation layer upon the Stack, wherein the encapsulation layer is formed from a material which is non-Oxidizing with respect to germanium; and forming isolating Side regions on Side walls of the gate, wherein the isolating Side regions are formed from a material which is non-oxidizing with respect to germa nium.
20. The process of claim 19, wherein etching the stack comprises using a high-density plasma of a gas mixture comprising chlorine (Cl-) and ammonia (NH). 
